


PCB STACK UP


LAYER 1 : TOP
 LAYER 2 : SGND
 LAYER 3 : IN1(high)
 LAYER 4 : IN2(low)
 LAYER 5 : SVCC
 LAYER 6 : BOT

SW6C UMA (14") BLOCK DIAGRAM





Ivy Bridge Processor (DMI,PEG,FDI)


Ivy Bridge Processor (CLK,MISC,JTAG)




SM_DRAMPWROK Processor Input.



DDR3 DRAM RESET



Processor pull-up (CPU)



eDP_COMP connect to PIN A18 W:4mils/S:15mils/L: 500mils.
eDP_COMP connect to PIN A17 W:12mils/S:15mils/L: 500mils.


+1.05V_VTT R481 24.9/F_4 eDP_COMP
+1.05V_VTT R81 24.9/F_4 PEG_COMP

eDP_HPD can be left as no connect if entire eDP is disabled.

+1.05V_VTT R482 *10K/F_4 INT_eDP_HPD_Q


NB5	PROJECT : SW6C		
	Quanta Computer Inc.		
	Size	Document Number	Rev
		SNB 1/4 (PCIe&DMI&FDI)	1A
Date: Tuesday, November 20, 2012 Sheet 2 of 34			

Ivy Bridge Processor (DDR3)




Ivy Bridge Processor (POWER)

POWER




Ivy Bridge Processor (GRAPHIC POWER)


POWER



Ivy Bridge Processor (GND)



Ivy Bridge Processor (RESERVED, CFG)




CFG[6:5] (PCIe Port Bifurcation Straps)

11: (Default) x16 - Device 1 functions 1 and 2 disabled
10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled
01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)
00: x8,x4,x4 - Device 1 functions 1 and 2 enabled

Processor Strapping

The CFG signals have a default value of '1' if not terminated on the board.

	1	0
CFG2 (PCIe Static x16 Lane Numbering Reversal)	Normal Operation(Default)	Lane Reversed
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP




PROJECT : SW6C


Quanta Computer Inc.

Size	Document Number	Rev
	SNB 4/4 (GND)	1A
Date: Tuesday, November 20, 2012 Sheet 5 of 34		


Panther Point (DMI, FDI, PM)




Panther Point(LVDS,DDI,CRT)



PCH Pull-high/low(CLG)



PD Res place close to PCH
PCH to Res routing 50 ohm Impedance.
Res to connector filter routing 37.5ohm Impedance.



System PWR_OK(CLG)

+3V_RTC  R583  330K/F_4 DSWVREN


On Die DSW VR Enable
High = Enable (Default) Low = Disable



PROJECT : SW6C
Quanta Computer Inc.

Size	Document Number PCH 1/6 (DM/VDI/VIDEO)	Rev 1A
Date: Tuesday, November 20, 2012	Sheet 6 of 34	

07



The schematic diagram illustrates the reset circuit for the RTC. A +3V_RTC supply is connected to a network of resistors and capacitors. Resistor R357 (20K_F_4) is connected between +3V_RTC and the RTC_RST# pin. Resistor R362 (20K_F_4) is connected between +3V_RTC and the SRTC_RST# pin. Capacitor C506 (1U/16V_4) is connected between the RTC_RST# pin and ground. Capacitor C503 (1U/16V_4) is connected between the SRTC_RST# pin and ground. Capacitor C517 (1U/16V_4) is connected between the SRTC_RST# pin and ground. The output signals are labeled RTC_RST# and SRTC_RST#.

RTC Power trace width 20mils.

[16] ACZ_SYNC_AUDIO

R613 33 4


+5V R605 10K/F 4

C3005 10P/50V_4


R657 1M_4

2N7002K

3 ACZ_SYNC

PCH SPI ROM(CLG)


Pin Name	Strap description	Sampled	Configuration	Circuit									
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode										
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)										
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up										
HDA_DOCK_EN#/GPIO33	Flash Descriptor Security Only for Interposer	PWROK	0 = Override 1 = Default (weak pull-up 20K)										
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	<table border="1"> <thead> <tr> <th>GNT1#</th><th>GNT0#</th><th>Boot Location</th></tr> </thead> <tbody> <tr> <td>0</td><td>0</td><td>SPI</td></tr> <tr> <td></td><td></td><td>LPC</td></tr> </tbody> </table>	GNT1#	GNT0#	Boot Location	0	0	SPI			LPC	(Need external pull-down for LPC BIOS) Default weak pull-up on GNT0/1#
GNT1#	GNT0#	Boot Location											
0	0	SPI											
		LPC											
GPIO19	Boot BIOS Selection 0 [bit-0]	PWROK											
GNT2# / GPIO53	ESI strap (Server only)	PWROK	Should not be pull-down (weak pull-up 20K)	USE GPIO PIN									
NV_ALE	Intel Anti-Theft HDD protection Only for Interposer	PWROK	0 = Disable (Internal pull-down 20kohm)										
NV_CLE	DMI Termination voltage	PWROK	weak pull-down 20kohm										
HDA_SYNC	On-Die PLL VR Voltage Select	RSMRST	0 = Support by 1.8V (weak pull-down) 1 = Support by 1.5V										
HDA_SDO	Flash Descriptor Security	PWROK	0 = Override 1 = Default (weak pull-up 20K)										
GPIO8	Integrated Clock Chip Enable	RSMRST#	Should be pull-down (weak pull-up 20K)										
GPIO28	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (Default)										
SPI_MOSI	iTPM function Disable	APWROK	0 = Default (weak pull-down 20K) 1 = Enable										

	PROJECT : SW6C Quanta Computer Inc.		
	Size	Document Number PCH 2/6 (SATA/HDA/SPI)	Rev 1A
Date: Tuesday, November 20, 2012 Sheet 7 of 34			


PCI/USBOC# Pull-up(CLG)

Panther Point(PCI,USB)



Panther Point(PCI-E,SMBUS,CLK,CL)




PLTRST#(CLG)




SMBus/Pull-up(CLG)




CLK_REQ/Strap Pin(CLG)



SMBus/Pull-up(CLG)




Panther Point(GPIO,VSS_NCTF,MISC)




GPIO49	BOARD_ID[3:0]	Model Name
0	1010	SW6C
	0000	QLGA
	0001	TWC
	0010	JW2
	0011	TBD
	0100	LG3
	0101	LG5
	0110	LG2C
	0111	LG4C
	1000	TBD
	1001	JW6/JW7
	1010	JW3

Chief River BOARD ID SETTING






BOARD_ID0	GPIO44	MODEL_BIT0
BOARD_ID1	GPIO71	MODEL_BIT1
BOARD_ID2	GPIO46	MODEL_BIT2
BOARD_ID3	GPIO34	MODEL_BIT3
BOARD_ID4	GPIO35	Full Feature=0 Default Feature=1
BOARD_ID5	GPIO69	HM76=0, HM70=1
DGPU_PRSNT	GPIO39	Optimus=1, UMA=0
DGPU_OPT_DIS#	GPIO70	Optimus=0, Dis only=1




MFG-TEST



GPIO Pull-up/Pull-down(CLG)




20110926 Reserved only




PROJECT : SW6C
Quanta Computer Inc.

Size	Document Number PCH 4/6 (GPIO/MISC)	Rev 1A
Date: Tuesday, November 20, 2012	Sheet 9 of 34	


Panther Point (POWER)




Panther Point (POWER)






Panther Point (GND)



Panther Point (GND)



[illegible]

12

SO-DIMMA SPD Address is 0XA0
SO-DIMMA TS Address is 0X30

PC2100 DDR3 SDRAM SO-DIMM (204P)

PC2100 DDR3 SDRAM SO-DIMM (204P)

Place these Caps near So-Dimm0.

6/22: Document Number: 436996 **VREF DQ0 M2 Solution**
Intel remove the DDR3 verf M2 circuitry


5/10 VREF DQ0 M1 Solution

PROJECT : SW6C
Quanta Computer Inc.

Size	Document Number	Rev
NB5	DDR3 DIMM-0	1A

Date: Tuesday, November 20, 2012 | Sheet 12 of 34

WWW.AliSaler.Com





Place these Caps near So-Dimm1.



6/22:Document Number: 436996
Intel remove the DDR3 verf M2
circuitry

VREF DQ1 M2 Solution




VREF DQ1 M1 Solution




PROJECT : SW6C
Quanta Computer Inc.

Size	Document Number DDR3 DIMM-1	Rev 1A
Date: Tuesday, November 20, 2012	Sheet 13 of 34	

CRT PORT








HDMI PORT




PROJECT : SW6C
Quanta Computer Inc.

Size	Document Number	Rev
	CRT/HDMI Conn	1A
Date: Tuesday, November 20, 2012 Sheet 14 of 34		






NB5	PROJECT : SW6C		
	Quanta Computer Inc.		
Size	Document Number	Rev	
	ALC269Q-VC-GR	1A	
Date: Tuesday, November 20, 2012	Sheet	16	of 34





AGND SHIELD
AGND SHIELD
AGND SHIELD


[16] HPOUT_L
[16] HPOUT_R




VREFOUT_AR
VREFOUT_AL





EMI




CPU




NPTH







Transformer for 10/100/1000




BOT:TST1284R LF (DB0EL5LAN00)
FCE:NS892408 (DB0EF7LAN01)



For EMI and ESD.
Close to CN12 pin9,10.




For EMI reserve
Close to CN12



Lan Connector

RJ45




PROJECT : SW6C
Quanta Computer Inc.


Size	Document Number	Rev
	LAN AR8161	1A
Date: Tuesday, November 20, 2012	Sheet 18 of 34	




SATA HDD




USB2.0X2




SATA ODD



USB3.0




Green CLK




PROJECT : SW6C
Quanta Computer Inc.


Size	Document Number	Rev
	ODD/HDD/NEW CARD/TP	1A
Date: Tuesday, November 20, 2012 Sheet 21 of 34		

CPU FAN


TOUCH PAD




TOUCH PAD L/R





KEYBOARD





LED





















SELO	SEL1	+VCCSA
0	0	0.9V
0	1	0.8V
1	0	0.725V
1	1	0.675V



PROJECT : UW5L
Quanta Computer Inc.

Size Custom	Document Number CPU Core2 (NCP5911)QC	Rev 1A
Date: Tuesday, November 20, 2012 Sheet 30 of 34		

Main Power Tree



Chief River mainly Power On Sequence(G3 to S0)



